This project designs and simulates Mealy and Moore FSMs using VHDL in ModelSim. It covers state diagrams, VHDL coding, and testbenches, showing Mealy’s faster input-driven outputs and Moore’s stable state-based outputs, highlighting their performance differences in digital design.
-
Notifications
You must be signed in to change notification settings - Fork 0
This project designs and simulates Mealy and Moore FSMs using VHDL in ModelSim. It covers state diagrams, VHDL coding, and testbenches, showing Mealy’s faster input-driven outputs and Moore’s stable state-based outputs, highlighting their performance differences in digital design.
Namita-killedar/Finite_state_machine
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
This project designs and simulates Mealy and Moore FSMs using VHDL in ModelSim. It covers state diagrams, VHDL coding, and testbenches, showing Mealy’s faster input-driven outputs and Moore’s stable state-based outputs, highlighting their performance differences in digital design.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published